Received November 24, 2009; accepted January 4, 2010; published online January 29, 2010 We describe a reconfigurable binary-decision-diagram logic circuit based on Shannon's expansion of Boolean logic function and its graphical representation on a semiconductor nanowire network. The circuit is reconfigured by using programmable switches that electrically connect and disconnect a small number of branches. This circuit has a compact structure with a small number of devices compared with the conventional lookup table architecture. A variable Boolean logic circuit was fabricated on an etched GaAs nanowire network having hexagonal topology with Schottky wrap gates and SiN-based programmable switches, and its correct logic operation together with dynamic reconfiguration was demonstrated. # 2010 The Japan Society of Applied Physics DOI: 10.1143/APEX.3.025002 S emiconductor nanowires are expected to be used as transistor channel materials in future large scale integrated circuits (LSIs) beyond 10-nm technology. 1, 2) However, their position control has been a critical problem in applying them in LSIs, especially for bottom-up formation technologies.
1) Therefore, circuit architecture will play an important role.
3) From the viewpoint of formation and integration of nanowires, a circuit architecture with a regular array of transistors is more feasible than one with a flexible array, as in the current Si LSIs. 4) Reconfigurable architecture where logic functions are changed without changing the physical nanowire layout is also preferable. An approach to implementing flexibility in binary-decisiondiagram (BDD) circuits has been reported; however, the methodology is rather complex. 5) In this paper, we describe a reconfigurable BDD logic circuit. The proposed BDD circuit has universality even with its simple structure because it uses Shannon's expansion of a Boolean function and its graphical representation, and it can implement any logic function. 6) To demonstrate and characterize it, a reconfigurable circuit of two-variable Boolean logics was fabricated on a GaAs etched nanowire network having hexagonal topology with Schottky wrap gates (WPGs) and SiN-based metal-insulator-semiconductor (MIS) gate programmable switches.
The basic concept of the reconfigurable BDD circuit is shown in Fig. 1 . The BDD is a representative scheme of a logic function that uses a directed graph instead of logic gates. 6) We have developed a BDD circuit in which a graph of specific logic functions is formed on a hexagonal nanowire network by physical disconnection of unnecessary branches following an exclusive design. [7] [8] [9] [10] In the proposed circuit, nanowire branches are electrically connected or disconnected in accordance with a program that provides reconfiguration capability. To make our approach universal, we started from a Boolean function expanded using Shannon's expansion. For example, an expanded twovariable Boolean logic function is
where x 1 and x 2 are variables, and m j ( j ¼ 1; 2; 3; 4) is a coefficient that takes a value of 0 or 1. A complete set of Boolean logics can be expressed by all combinations of m j . Examples of major functions and corresponding combinations of m j are shown in the table in Fig. 1(a) . The expanded function can be represented graphically using a binary decision tree as shown in Fig. 1(a) . The graph consists of a root, nodes, and terminals. Each node represents a variable x i (i ¼ 1; 2). Terminals represent each m j . These are usually denoted by 0-or 1-terminals according to the values of m j , which mean false and true of the logic function, respectively. This graph can represent all 16 logic functions without reformation or addition of other subgraphs. The physical logic circuit is realized by transferring the logical graph structure to a physical nanowire network structure as shown in Fig. 1(b) . The present reconfigurable circuit integrates a root, node devices, and programmable switches. The switches are connected to the 1-terminal. A node device switches exit branches on the basis of gate input x i . When x i ¼ 1, a current flows through the exit branch labeled ''1''. Conversely, when x i ¼ 0, it flows through the exit branch labeled ''0''. The programmable switch, m j , connects the nanowire electrically when m j ¼ 1. The logic value is determined by measuring the current between the root and the 1-terminal. When the current does not flow, the logic is false. Therefore, the 0-terminal used in the conventional BDD architecture can be omitted. By suitable programming of m j , every two-variable logic function can be realized without changing this circuit configuration. If the switch can be programmed in a short time, dynamic reconfiguration of the circuit becomes possible. Hexagonal topology of the network is chosen from close packing of the three-fold symmetric configuration of the node device. 7) The numbers of node devices and programmable switches for n-input variable functions are 2 n À 1 and 2 n , respectively. When the number of implemented functions is reduced, the size of the circuit can be decreased by using the reduced-order BDD technique.
6) The proposed circuit architecture is simpler and more compact than the previously reported one in which every node device is programmable.
5) The present reconfiguration approach is also applicable to multiple-valued decision diagram (MDD) logic circuits utilizing nanowire networks. Measured path switching characteristics of a fabricated node device are shown in Fig. 2(b) . When input voltage swing, ÁV Gx , was 0.6 V, a correct operation was obtained. The threshold voltage and subthreshold slope of each WPG FET were 0.2 V and 70 mV/dec, respectively.
The programmable switch in Fig. 2(a) was implemented by inserting a thin SiN x (x ¼ 1:2) charge trapping layer between the PtPd WPG and the nanowire. Charging or discharging the SiN x electron traps by applying positive or negative gate voltage, respectively, switches the nanowire conductance on and off at gate voltage V Gm ¼ 0 and holds the state. This structure is simple, and it can be formed using a conventional fabrication process. The SiN x layer was deposited by electron cyclotron resonance chemical vapor deposition (ECR-CVD) at a substrate temperature of 260 C. The SiN x thickness was 20 nm.
Figure 2(c) shows the programming and switching characteristics of a fabricated switch. The initial threshold voltage before programming was À0:9 V. The on and off states were programmed by applying gate voltages of À2 and 2 V, respectively, for 1 ms. The switch held the conductance states for 200 ms, which is short compared with conventional Si-based charge trap memory. 13) However, it was enough to demonstrate the feasibility of the circuit. From the measured hysteresis curve, the threshold voltage shift was 1.4 V and the trap density was estimated to be 2:5 Â 10 12 cm À2 . The retention time was prolonged by increasing V Gm and the programming time. Inserting a barrier layer between the SiN x and the nanowire in future work will improve the retention time characteristics.
A scanning electron microscope (SEM) image of a fabricated two-input reconfigurable BDD circuit is shown in Fig. 3 . It was fabricated using 4 M nodes cm À2 process technology. The width and height of the rectangle bounding a hexagon was 4.5 and 6.7 m, respectively, and the total circuit area was 13 Â 21 m 2 . The nanowire width, W, was 610 nm. The gate lengths, L G , of the node devices and programmable switches were 380 and 480 nm, respectively. In this circuit, three node devices and four programmable switches were integrated. Figure 4 shows measured input-output waveforms of the fabricated circuit. An ideal output waveform is also shown in this plot. The circuit was programmed to operate AND, NAND, OR, NOR, XOR, and XNOR functions, sequentially. In this measurement supply voltage, V DD , was À0:5 V. The input voltage swing was 0.6 V, and the offset voltage was 0 V for all inputs. The input signal frequency was 100 Hz. The current in the terminal was measured as output. In accordance with the table in Fig. 1(a) , m j was pro- Step-like fluctuation such as that in OR, XOR, and NAND functions was caused by the coupling with interconnects and nanowires for x 2 and x 2 . The gradual decrease in the envelope of output pulses in each logic function was caused by the small retention time of the programmable switches. This decrease is shown in Fig. 2(c) . The longer rise time of the output signals was always observed when x 1 ¼ 1 and x 2 ¼ 1. It was not seen when x 1 ¼ 0 and x 2 ¼ 1. Thus the delay was caused by the unintentionally slower switching characteristic of the WPG on the right branch of the node device x 1 . Such delay has been sometimes observed in GaAs-based FETs due to surface states in the gate periphery caused by process damages. 14, 15) The BDD has a compact data structure, 6) and this enables to the compactness of the proposed circuit with a small number of devices and a small area. For example, the proposed circuit integrates a total of 7 devices (10 WPGs) for two-input functions, whereas 42 transistors are required in a two-input look-up table for a standard Si complementally metal oxide semiconductor (CMOS) design.
16) The area of the proposed circuit also depends on the density of the nanowire network. A high-density fabrication process for 45 M nodes cm À2 has been developed 17) that reduces the area to 9% of the fabricated circuit. A nanowire tree structure produced by self-organization 18, 19) is suitable for the circuit architecture and would enable much higher density integration. The area also depends on the number of implemented logic functions. For example, limiting the number to half by choosing logics in which m 2 ¼ m 3 would reduce the area of this circuit by 50% by using a reduced order BDD technique. 6) This also reduces the number of programmable switches from four to three. This technique will be pronounced in more large scale circuits.
In conclusion, we described a reconfigurable BDD logic circuit based on Shannon's expansion of a Boolean function and its graphical representation on a nanowire network. This circuit architecture has a simpler structure and is more compact than the previous reconfigurable BDD and conventional CMOS look up table. The two-input reconfigurable BDD circuit was fabricated on an etched GaAs hexagonal nanowire network with Schottky wrap gates and SiN x -based programmable switches. Correct outputs and dynamically reconfigured operation were obtained in the fabricated circuit by suitable programming, which demonstrated the feasibility of our proposed circuit. Fig. 4 . Input-output waveforms of a fabricated circuit programmed to operate AND, NAND, OR, NOR, XOR, and XNOR.
